Faulty Behavior of Storage Elements and Its Effects on Sequential Circuits by Al-Assadi, Waleed K. et al.
Missouri University of Science and Technology 
Scholars' Mine 
Electrical and Computer Engineering Faculty 
Research & Creative Works Electrical and Computer Engineering 
01 Jan 1993 
Faulty Behavior of Storage Elements and Its Effects on Sequential 
Circuits 
Waleed K. Al-Assadi 
Missouri University of Science and Technology, waleed@mst.edu 
Y. K. Malaiya 
A. P. Jayasumana 
Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork 
 Part of the Electrical and Computer Engineering Commons 
Recommended Citation 
W. K. Al-Assadi et al., "Faulty Behavior of Storage Elements and Its Effects on Sequential Circuits," IEEE 
Transactions on Very Large Scale Integration (VLSI) Systems, Institute of Electrical and Electronics 
Engineers (IEEE), Jan 1993. 
The definitive version is available at https://doi.org/10.1109/92.250192 
This Article - Journal is brought to you for free and open access by Scholars' Mine. It has been accepted for 
inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized administrator 
of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for 
redistribution requires the permission of the copyright holder. For more information, please contact 
scholarsmine@mst.edu. 
446 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL.  I .  NO.  4 .  DECEMBER 1993 
Faulty Behavior of Storage Elements and Its Effects 
on Sequential Circuits 
Waleed K. Al-Assadi, Student Member, IEEE, Yashwant K .  Malaiya, Senior Member, IEEE, 
and Anura P .  Jayasumana, Senior Member, IEEE 
Abstract-It is often assumed that the faults in storage ele- 
ments (SE’s) can be modeled as output/input stuck-at-faults of 
the element. They are implicitly considered equivalent to the 
stuck-at faults in the combinational logic surrounding the SE 
cells. Transistor-level faults in common SE’s are examined here. 
A more accurate higher level fault model for elementary SE’s 
is presented that better represents the physical failures. It is 
shown that a minimal (stuck-at) model may be adequate if only 
modest fault coverage is desired. The enhanced model includes 
some common fault behaviors of SE’s that are not covered by 
the minimal fault model. These include datu-feedthrough and 
clock-feedthrough behaviors, as well as problems with logic level 
retention. Fault models for complex SE cells can be obtained 
without a significant loss of information about the structure of 
the circuit. The detectability of feedthrough faults is consid- 
ered. 
I. INTRODUCTION 
UNCTIONAL fault modeling is an effective approach F to handling the complexities of large digital circuits. 
A functional fault model hides the complex fault behavior 
and presents a way of considerably simplifying test gen- 
eration [l] ,  [ 2 ] .  Higher level fault models are easier to 
use because they represent the fault behavior independent 
of detailed lower level description. It has been shown in 
some situations, however, that a simple functional model 
may not adequately represent a significant fraction of fail- 
ures. When this is the case, tests based on such a model 
may not be significantly better than random testing. If the 
fault model is adequate, a functional test set will test for 
most faults, while at the same time considerably reducing 
the test-generation effort. A fault model can be termed 
adequate if it explicitly covers (i.e., coverage is guaran- 
teed for) a major fraction, say x% , of all likely faults 131. 
The number x cannot be obtained by using any funda- 
mental considerations but would be based on a reasonable 
convention. The faults not explicitly covered may or may 
not be tested if the test vectors are obtained using a fault 
model. Thus, a fault model with low explicit coverage is 
likely to be inadequate. 
Manuscript received March 25, 1993; revised Ju ly  23, 1993. This work 
A good strategy is to obtain a functional fault model for 
logic blocks derived from the physical structure of the cir- 
cuit. This requires that accurate fault models for primitive 
blocks, such as elementary storage elements (SE’s), be 
considered. Although test considerations at the low level 
can be computationally complex, an accurate fault model 
for complex logic blocks inferred from the physical struc- 
ture of the circuit can reduce the test generation and fault 
simulation efforts significantly. 
The elementary SE’s are the basic primitives in com- 
plex logic blocks like registers, finite-state machines, and 
static memory blocks. This paper examines the major 
transistor-level faults for four elementary SE’s. The be- 
havior of each cell under the above faults is analyzed to 
evaluate possible functional fault models. Results for el- 
ementary SE cells are extended to characterize complex 
SE cells. In Section 11, the minimal stuck-at model and 
the proposed enhanced model are described. SE cells are 
examined in Section I11 for all possible transistor-level 
faults to seek a fault model with high fault coverage. Sec- 
tion IV describes the fault modeling of complex SE cells 
based on the fault. models of the constituent elementary 
SE cells. Section V considers the detectability of feed- 
through faults. 
11. FAULT MODELING OF ELEMENTARY SE CELLS 
The minimal (stuck-at) fault model assumes that inter- 
nal faults in the SE’s can be modeled as stuck-at-0/1 at 
the inputs or the outputs of the SE’s. We examine below 
the effectiveness of the minimal fault model in represent- 
ing physical failures. The results reveal the need for a 
more accurate fault model to better represent the physical 
failures at the transistor level of an elementary SE. 
To examine an SE cell, in general, an input sequence 
is required rather than a single input vector. Let T = { t , ,  - , t , }  be the set of all possible input combinations and 
R(s ,  ti) the response of the cell to the input vector ti  ap- 
plied to the cell when the cell is at state s. The behavior 
of each cell under all possible transistor faults is examined 
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for all input combinations and previous states. A multi- 
valued logic representation is used to better represent 
Voltage levels that are not exactly logic 1 (hard 1) Or logic 
0 (hard 0). Here, high level ( H )  corresponds to both “hard 
1” and “soft 1,” and low level (L)  corresponds to both 
“hard 0” and “soft 0” [4]. A fault that causes the SE 
1063-8210/93$03,00 0 1993 IEEE: 
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output to be L ( H )  for all ti E T ,  regardless of the state of 
the SE, can be modeled as stuck-at-0/(1). Under some 
faults, the output of the faulty cell cannot make a high to 
low (low to high) transition, and the corresponding be- 
havior is represented by H f , L ( L f , H ) .  Such faults gen- 
erally appear as stuck-at- 1 (stuck-at-0). 
However, some faulty behaviors of the SE cell do not 
manifest as stuck-at-0/ 1. Such faults cause the SE cell to 
become feedthrough, either data-feedthrough or clock- 
feedthrough, as defined below. 
Dejnition 1 :  A faulty SE cell is said to have a feed- 
through fault if it becomes either data-feedthrough or 
clock-feedthrough . 
1) A faulty SE cell is said to be data-feedthrough when 
its behavior becomes combinational such as R(s ,  t i )  = 
f ( y )  for each ti E T ,  where y is the data part of ti. (For 
example, for a D-latch, if D is the input data and Q is the 
output node, then y is a single element vector correspond- 
ing to D .  The cell becomes transparent such that the out- 
put Q = A(D)  or Q = A @ ) .  A ( D )  corresponds to signal 
D delayed by A time units, where A is the propagation 
delay of the cell.) 
2) A faulty synchronous SE cell is said to be clock- 
feedthrough if R(s ,  t i )  = CLK or R(s,  t , )  = E K  where 
CLK is the control signal. 
The feedthrough faults can lead to timing problems or 
coupling between combinational blocks which are nor- 
mally separated by the SE’s. 
Other faults may cause the cell to exhibit a behavior 
change in the latch phase, while still functioning properly 
in the transparent phase. Nonretention of logic 1 (NR - 
l), nonretention of logic 0 (NR - 0), conditional nonre- 
tention of logic 1 (CNR - l ) ,  and conditional nonreten- 
tion of logic 0 (CNR - 0) behaviors which are defined 
below correspond to such faults. 
Dejnition 2: An elementary SE cell exhibits a nonre- 
tention of logic 1 (NR - 1) behavior if the data input of 
the cell at the sampling edge of the clock is 1 but the state 
of the cell becomes 0 in the latch phase. (NR - 0) is 
defined in a similar manner. 
Dejnition 3: Consider an SE cell in the state Q = 1, 
with the data input also at logic 1 at the sampling edge of 
the clock. The SE cell exhibits conditional nonretention 
(CNR - 1) behavior if a change in data input from 1 to 0 
during the latch phase causes the output Q to change to 
0. (CNR - 0) is defined similarly. 
Some recent papers address the detection of several 
physical failures in CMOS latch cells. It has been found 
[5] that several stuck-opens in CMOS latches are not de- 
tectable, although they may degrade timing performance. 
A testable implementation for the transmission-gate latch 
cell in which any stuck-open fault can be detected is pro- 
posed in [6]. A symmetrical D-latch has been examined 
for stuck-open faults [7]. Bridging faults in CMOS scan 
registers implemented with a CMOS transmission-gate 
latch are investigated in [8]. Here a more complete set of 
possible faults that may alter the functional behavior of 
the cell is considered. An enhanced fault model is pro- 
posed, one which provides a higer explicit fault coverage 
for the SE’s under consideration. The enhanced model in- 
cludes faults that cause feedthrough, nonretention, and 
conditional nonretention behaviors as well as the stuck-at 
faults. Such faults can be detected by monitoring logical 
levels. Hence, they are termed logically testable. 
111. DETAILED EXAMINATIONS OF THE ELEMENTARY SE
CELLS 
In this section, a detailed examination of four different 
elementary SE’s is presented. Each cell is examined for 
all possible transistor faults. Results obtained analytically 
based on a multivalued algebra have been verified by 
SPICE. A good functional fault model is sought such that 
the functional behavior of faulty SE cells can be ade- 
quately described. Both the minimal and the enhanced 
fault models are examined for effectiveness in represent- 
ing functional faults. Because of the transistor sizing and 
technology used, “0” dominates if two nodes are bridged. 
All possible bridging faults between nodes in the same 
well are considered. We usef(x, y) to indicate a bridging 
fault between nodes x and y. Bridging faults between in- 
ternal nodes of different wells are not included because 
the probability of having such faults is very small [9]. 
Analysis assumes that a bridging fault corresponds to a 
hard short. 
The clock is applied such that the cell is devoid of clock 
turn-on and turn-off hazards and glitches, i.e., the data 
are stable at the sampling edge of the clock [6]. The anal- 
ysis shows that many stuck-on and bridging faults change 
the conductance path between v d d  and V,,s nodes. This 
suggests that monitoring the supply current ( Z D D Q ) ,  which 
can be many orders of magnitude higher in the presence 
of such faults, can be used for testing such faults. In the 
presence of stuck-open faults, an SE cell could turn from 
static to dynamic under some input vectors. This means 
that the logic value of the output of the cell is maintained 
due to the charge stored in the capacitance associated with 
the output node. This state may last only for a short time 
due to the leakage of the charge. However, at normal 
clock rates such faults can be detected only if they man- 
ifest as delay faults. Faulty behavior of several SE cells 
are summarized next. 
A .  The Clocked D-Latch 
The clocked D-latch cell is shown in Fig. 1. This cell 
is commonly used in the implementation of scan-path reg- 
isters such as LSSD latches and scan-path flip-flops in the 
TITUS system [lo]. The naming convention used for 
bridging faults is shown in Fig. 2. The behavior of the 
cell under all possible faults is summarized in Table I. 
While a large fraction of faults is covered by the enhanced 
fault model described above, certain faults manifest as de- 
lay faults or parametric faults. Bridging faults between 
internal nodes in the same well are also included. They 
arefi = ( a ,  b ) , h  = (6, c ) , h  = ( c ,  d ) , h  = ( a ,  c > , f s  = 
( a ,  d ) ,  and f6 = (6, d ) ,  where the nodes involved are as 
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Fig. 2 .  Naming convention for bridging faults. 
TABLE I 
BEHAVIOR OF THE CLOCKED D-LATCH UNDER ALL POSSIBLE FAULTS 
shown in Fig. 1. In the case of delay faults, the cell shows 
fault-free logic behavior, with increased delay for low to 
high or high to low logic transitions. Many faults cause 
the cell to exhibit a complex behavior; in most such cases, 
the output is a function of CLK and D input signals. All 
faults included in the enchanced fault model, as well as 
complex and delay faults, are considered to be logically 
testable for the purpose of evaluating test generation. For 
the complex faults and those covered by the enhanced 
model, a test sequence ( t , ,  t2)  can be found that can drive 
the faulty cell to a value different from that for the fault- 
CLK 4 4 x 
(a) (b) 
Fig. 3 .  The transmission gate latch. 
free cell. The delay faults simply cause the output to be 
delayed. The indeterminate behavior is considered to be 
parametric because it requires current (ZDDe) monitoring. 
Some stuck-on and bridging faults that cause fault-free 
behavior are also ZDDQ testable. Table I shows that the 
minimal stuck-at model covers 56% of the logically test- 
able faults, while the enhanced model covers 91 %. 
B. The Transmission Gate Latch 
The D-latch implementation termed transmission gate 
latch is shown in Fig. 3(a). This structure is used in some 
scan-path register designs [4], [7]. When two nodes are 
separated by a transmission gate, the node with stronger 
logic value dominates over the weaker one while the 
transmission gate is enabled. The two clock phases are 
assumed to be individually buffered, i.e.,  bridging of one 
clock signal does not affect the complementary clock sig- 
nal. 
Table I1 shows the behavior of the transmission gate in 
the presence of the bridging faults shown in Fig. 3(b). It 
can be used to evaluate the effect of faults in the trans- 
mission gates on the behavior of the latch. For example, 
the short between nodes Q and T K  (bridging fault 8') is 
modeled as a complex behavior. Note that the corre- 
sponding fault in a transmission gate is modeled as fault- 
free in the transmission gate model shown in Table 11. 
This fault makes T K  to be low and therefore the forward 
transmission gate is not fully off. When CLK becomes 0 
( 6 L K  = 1) and node Q is 0, the resulting level can drive 
the PMOS transistor of the forward transmission gate 
partly on. Thus the logic level at the node D1 is not pre- 
dictable. Possible bridging faults such as fi = ( D ,  Ql)  
andf2 = (D, Q )  are also considered. Table I11 shows that 
the minimal stuck-at fault model covers 53% of the logi- 
cally testable faults, while the enhanced model covers 
84%. 
C. The Symmetric D-Latch 
The third cell to be considered, the symmetric D-latch, 
is shown in Fig. 4. The clock is applied the same way as 
with the previous cell. Table IV shows the results under 
all possible transistor faults. Stuck-open faults in the for- 
ward branch (transistors 1, 2, 5 ,  and 6 )  are detectable. 
The stuck-open faults in the feedback branch (transistors 
3, 4,  7, and 8) are not detectable although the cell be- 
comes dynamic under some input vectors. In such a case, 
the state of the latch is maintained by a charge stored at a 
node. Under normal clock frequency, however, a faulty 
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TABLE 11 
BEHAVIOR OF A TRANSMISSION GATE WITH 
BRIDGING FAULTS 
(z-High Impedance State) 
II II II II II II 
Inputs )I Output behavior 
TABLE 111 
POSSIBLE FAULTS 
BEHAVIOR OF THE TRANSMISSION GATE LATCH UNDER ALL 
4 
T 
Fig. 4 .  The symmetric D-latch 
TABLE IV 
BEHAVIOR F THE SYMMETRIC D-LATCH UNDER ALL POSSIBLE FAULTS 








behavior may not be observable. Bridging faultsf, = (a, 
b) ,  fi = (c, d ) ,  and f3 = (D, Q l )  are included in Table 
IV. The table shows that the minimal stuck-at fault model 
covers 62% of the logically testable faults, while the en- 
hanced model covers 89 %. 
D. The Dynamic Latch 
The last SE cell considered is the simple dynamic SE 
cell, consisting of a pass transistor and an inverter as 
shown in Fig. 5 .  This cell will preserve data only as long 
as charge can be retained at node Ql  . Typically, dynamic 
latches are used in designs that operate at a clock fre- 
quency fast enough to maintain the charge for the required 
period. This latch must be reloaded every clock period. 
Table V shows the behavior of this latch under transistor 
faults when the output is observed at node Q where two 
bridging faults,fi = (D, Q) and& = (CLK, Q), are also 
included. Table V shows thatfeedthrough faults are more 
likely to occur in this cell than in the static SE's. This can 
be explained by the fact that NR/CNR cannot occur in this 
structure as there is no feedback. The minimal fault model 
covers 67% of the logically testable faults, while the en- 
hanced fault model covers all 100%. 
IV. FAULT MODELING FOR COMPLEX SE CELLS 
In this section, we examine the fault model for complex 
SE's, composed of more than one elementary SE cell. We 
analyze the master-slave cell, but the results can be ap- 
plied to other complex SE cells as well. An accurate fault 
model for such circuits with explicit fault coverage can be 
obtained by mapping the proposed fault model for an el- 
ementary SE cell to a higher level of abstraction. Hence, 
a fault model that keeps the accuracy of the low level 
model with the primitives at the functional level can be 
achieved. Consider the master-slave cell shown in Fig. 
6. The following discussion assumes Fig. 6(a) but is also 
applicable to the cell in Fig. 6(b). If the slave latch is 
faulty, the cell will show the same faulty behavior as that 
of the corresponding faulty elementary SE. However, 
mapping faults in the master latch to the output of the cell 
depends on the timing parameters of the control signals 
used. Consider the two clock phases shown in Fig. 7. The 
requirement for correct operation for this cell is 
(1) 
where g6162 is the gap between the falling edge and the 
rising edge as shown in Fig. 7 ,  ts and th are the setup and 
hold times of a single latch, and dcQ is the clock-to-output 
propagation delay of the cell. 
Consider the data-feedthrough fault in the L1 latch such 
that Ql = A(D) .  A(A I dDQ) is the transparent propa- 
gation delay during the transparent phase. Consider tD',,, to 
be the instant the input signal changes from a to b,  where 
a ,  b E (0, I }  and a # b. If to",, occurs between the two 
successive rising edges of $1 such that 
16162 2 max ( d C @  g6162) + t, 
fDoh 5 T I  - tx (2) 
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WR - 110 1 stuck-at-0/1 i stuck-at-ojl 
C N R - 0 1 1  11 complex I complex 
Fault free U Fault free - - _ _  
CLK 
Fig. 5 .  The dynamic latch. 
TABLE V 
POSSIBLE FAULTS 
BEHAVIOR OF THE DYNAMIC LATCH UNDER ALL 
CLKl CLK2 
(a) (b) 
Fig. 6.  The master-slave cell. 
Fig. 7 .  The two clock phases. 
and the data stay stable till the next clock period, then the 
behavior of the master-slave cell under the family master 
latch has the same behavior as that of the fault-free cell. 
However, if tDi,h occurs such that 
TI th  I tDr,h + A I TI + t6142 - t ,  (3) 
then logic b is latched at the falling edge of $2 instead of 
logic a .  Therefore, we have a race-ahead condition. This 
means that the change in input data may be observed at 
the output of the cell within the same clock period while 
in the fault-free cell, this change is observed during the 
following clock period. However, if Ql = A(D), then 
the above observations are reversed, i.e., a race-ahead 
can be observed if inequality (2) above is satisfied, and 
the behavior is fault free if inequality ( 3 )  is satisfied. 
If L1 latch becomes NR - 1 (NR - O ) ,  it is obvious that 
the output of the cell is stuck-at-0( 1). However, if L1 be- 
comes CNR - l (CNR - 0), then the output will appear 
as stuck-at-0 (stuck-at-1) only under some conditions. In 
this case, the behavior is termed complex. Otherwise the 
faulty cell exhibits fault-free behavior. 
TABLE VI 
MAPPING OF A N  ELEMENTARY SE FAULT MODEL TO 
THE MASTER-SLAVE C LL FAULT MODEL 
11 Behavior of faulty I/ Behavior of /I Model  11 
master  latch 11 master-s lave latch 11 
Data-feed-through I] timing dependent' / /  timing dependent 
Clock-feed-throueh I 1  stuck-at-0 I1 stuck-at-011 
1 Stuck-at-O/l I1 stuck-at-O/l II stuck-at-O/l H 
*Data-feedthrough in a single phase clock 
identical to that of the slave latch. Timing dependent im- 
plies that the behavior depends on the time of input change 
relative to clock signal. 
The observations here model the complex cell as a sin- 
gle primitive. When it is part of a large circuit, the slave 
latch will derive some combinational logic which in turn 
derives other complex cells. The clock-feedthrough and 
NR - O /  1 faults may appear as stuck-at-0/ 1. However, 
the data-feedthrough faults would generally require sep- 
arate consideration. 
V. FEEDTHROUGH I N  SEQUENTIAL CIRCUITS 
In this section, the detection of feedthrough faults in 
sequential circuits is considered. A sequential circuit is 
composed of combinational primitives and SE primitives. 
Functional fault models for such circuits can be obtained 
using the proposed fault model for the elementary SE cell. 
Such models retain the accuracy of the low level fault 
model of the primitives by allowing physical failures that 
cannot be modeled as stuck-at faults to be functionally 
characterized at a higher level. This can reduce the test 
generation effort because a low level failure can be tested 
by considering the corresponding higher level fault. 
Therefore, the number of elements to be considered is re- 
duced since there is no need to consider test generation at 
the transistor level. Here, we examine the detectability of 
feedthrough faults in sequential circuits. A pipeline im- 
plementation of a sequential circuit is used in this section. 
The observations are also applicable when feedback is 
present. Here a substate contains a subset of the state 
variables and thus it can describe some or all of the flip- 
flops. A race-ahead involves change in the state of the 
machine as defined below [ 1 11. 
Dejinition 4: A race-ahead occurs when a sequential 
circuit goes from substrate si  to si + in one clock period, 
whereas normally a transition from si to si+ I occurs, fol- 
lowed by an si + I to si + transition in the next clock pe- 
riod. 
Consider the sequential circuit shown Fig. 8. C1 and 
C2 are combinational blocks, separated by pairs of latches 
triggered by signals $1 and 42. For the normal circuit, 
the propagation of a transition (new logical values) can be 
described by the following sequence. 
A-summary of the fault behavior of the master-slave 
cell for faults in the master latch is given in Table VI. 
The faults in the slave latch are not included because the 
faulty behavior of the master-slave cell for this case is 
1) $1 1 : a transition latched in ,511. 
2) 42  1 : corresponding transition (CT) latched in L12. 
3 )  $1 1 : CT latched in L21 (after passing through Cl). 
4) $2 1 : CT latched in L22. 
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Fig. 8. Two-pipeline stage sequential circuit. 
5) 41  1 : CT latched in L31 (after passing through C 2 ) .  
6 )  42 1 : CT latched in L 32. 
The major requirements for correct operation are 
Here, 1 indicates the falling edge. 
t$1$2 max (&Q, g+1+2) + r.v (4) 
t$2$1 2 max (dCQ,  g$2$1) + dcl + r x  ( 5 )  
(6) 
where d,, and dc2 are propagation delays through Cl  and 
C2, respectively. 
Now let us consider the case when the latch L 2 1 has a 
data-feedthrough fault. When the 42  signal is active, there 
exists a combinational path L12-C1 -L 2 1 -L 22 from the 
output of ,511 to the input of L 3  1. The following sequence 
is possible. 
T 1 ~ c Q ~ ~ ~  + ~DQ,,, + max (del> 4 2 )  + t, 
1) 41 1 : a transition latched in L1 1. 
2) 42  1 : CT latched in L22, provided the inequality 
(7) below is satisfied. 
3) 41  1 : CT latched in L31. 
4) 42 1 : CT latched in L32. 
Thus, between two successive falling edges of 41  (i.e., 
within a single clock period), both C1 and C2 are tra- 
versed. This race-ahead can occur only if 
t$1$2 2 max ( ~ C Q ?  g+1+2) + ~ D Q  + 41 + 4 2 1  + t, (7) 
where dL21 is the propagation delay of faulty latch L21, 
and is the propagation delay through the transparent 
latch L12. 
In some situations, the condition in inequality (7) may 
not be satisfied and the following sequence can occur. 
1) 41  1 : a transition latched in L11. 
2) 42  1 : CT does not arrive at L22 in time but is 
latched in L12. 
3) 4 1  1 : has no effect on L21, which is faulty. 
The rest of the sequence is the same as steps 4-6 of the 
fault-free sequence. This suggests that in some cases 
higher propagation delays can mask the data-feedthrough 
faults. 
Example: Consider the Gray code up-down counter 
shown in Fig. 9 as an example of a finite-state machine 
[ 113. This is a double latch design using two non-over- 
lapping clock signals. 
When F = 1, the circuit displays on Z , ,  Z2 the modulo 
4 Gray code representation of the number of positive 
Fig. 9. The Gray code up-down counter 
(C) (d) 
Fig. 10. Behavior of the Gray code up-down counter under different faults. 
(a) L1 NR-0, (b) L1 CNR-0, (c) L3 data-feedthrough, (d) L3 clock-feed- 
through. 
clocks received. When F = 0, the circuit counts backward 
(modulo 4). The effects of four different faults are illus- 
trated in Fig. 10, which gives the state diagrams in the 
presence of each of these faults. States A ,  B,  C, and D 
represent the states corresponding to Z1 Z2 = 00, 01, 11, 
10, respectively. In Fig. 10(a), corresponding to NR - 0 
of L 1, transitions into states A and B are not possible. The 
behavior shown in Fig. 10(b) is similar except that the 
latch (LI) is CNR - 0. Fig. 1O(c) illustrates the behavior 
when L 3  is data-feedthrough. The state diagram shows 
that the fault results in race-ahead, i.e., the state in which 
the circuits go from state B to state D in one clock period 
instead of two. Fig. 10(d) shows the effect when L 3  is 
clock-feedthrough, which appears as stuck-at-0. The ob- 
servation here is that clock-feedthrough faults in the mas- 
ter latch appear as stuck-at faults because the slave will 
always latch a steady signal. Therefore, tests for stuck-at 
faults may detect such faults. However, a clock-feed- 
through in the slave latch causes the output to follow the 
clock signal. 
VI. CONCLUSION 
The effectiveness of the minimal fault model for ele- 
mentary SE's is evaluated. An enhanced fault model is 
proposed which provides higher explicit fault coverage 
compared with that of the minimal fault model, as shown 
in Table VII. Higher level functional fault models for 
complex circuits using elementary SE's as primitives can 
be inferred from the proposed model, with higher fault 
coverage. This allows testing for low level failures that 
cannot be characterized as stuck-at-0/ 1 at the functional 
level without the need to consider the physical implemen- 
tation of the circuit. Thus, the advantages of functional 
testing are retained with a higher coverage of low level 
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